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Abstract
The operation of Dynamic Voltage Restorer has been studied for the mitigation of sup-
ply voltage disturbances like sag, swell, distortions, and unbalances. A Dynamic Voltage
Restorer with three single-phase Voltage Source Converters has been implemented for this
purpose. Dynamic Voltage Restorer’s compensation capability has been evaluated while
introducing the above-said voltage related disturbances in the supply by different means.
A control algorithm named Variable Fractional Power-Least Mean Square has been pro-
posed for generating the load reference voltage for Dynamic Voltage Restorer. Variable
Fractional Power-Least Mean Square extracts the fundamental active and reactive compo-
nent out of non-ideal supply voltage and is thus, used in generating reference load volt-
age. This algorithm is more robust with respect to disturbance due to variable step size
and is computationally less expensive. In addition, an optimization-based approach has
been proposed to estimate the approximate values of PI control gains. For this reason, a
population-based optimization method known as Sine Cosine Optimization has been used.
The added feature of the optimization method is the reduction of computational time as
compared to conventional PI controller tuning. A model of Dynamic Voltage Restorer
using Variable Fractional Power-Least Mean Square control algorithm with Sine Cosine
Optimization tuned PI gains has been built in MATLAB Simulink as well as a reduced
scale experimental prototype and their results have been presented with discussion.
KEYWORDS
Distortions and imbalances, dynamic voltage restorer (DVR), fundamental components, sine cosine optimization
(SCO), variable fractional power-least mean square (VFP-LMS)
1 INTRODUCTION
Power distribution companies as well as consumers are more
concerned about the quality of the power due to heavy use of
non-linear and time varying devices [1]. The more often distur-
bances in the power system are short-term disturbances occur-
ring due to different causes. Automatic reclosing systems are
the main reasons for short duration voltage disturbances [2].
The authors in [3, 4] have listed out some flexible ac trans-
mission system devices which have been used for mitigating
This is an open access article under the terms of the Creative Commons Attribution License, which permits use, distribution and reproduction in any medium, provided the original work is
properly cited.
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the voltage and current related disturbances. Series filters are
the most used for the compensation of harmonics and other
voltage quality issues in the supply system [5]. Series connected
device as a Dynamic Voltage Restorer (DVR) has been intro-
duced particularly for voltage related disturbances like sag, swell,
distortion etc. [6]. It is used to re-establish the bus voltage at
load end with the help of Voltage Source Converter (VSC) [7].
Kangarlu et al. [8] have discussed a review on various topolo-
gies of DVR, operating range, control algorithm, and its appli-
cations. This paper has also illustrated fast voltage compensator
IET Power Electron. 2020;1–14. wileyonlinelibrary.com/iet-pel 1
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such as Static Series Compensator (SSC) and sag corrector etc.
as DVR. A split-capacitor voltage source based VSC has been
implemented for the DVR operation using flux-charge model
feedback algorithm for limiting the fault ride through elimina-
tion [9]. Jimichi et al. [10, 11] have discussed the configuration of
DVR with series and shunt converters connected back to back
and have given the difference in DC capacitor rating in different
topologies. A capacitor split battery supported DVR configu-
ration has been built and tested for an unbalance compensa-
tion using transformation-based control algorithm in [12]. The
authors in [13] have developed a cascaded multilevel inverter-
based DVR configuration without using injection transformer
at medium voltage level. It is based on self-supported DC bus
capacitor where control of DC bus voltage and its balancing
is the main challenge. Kim et al. [14] have developed a direct
PWM cascaded multilevel converter with switching cell struc-
ture with coupled inductor, which can avoid the damage due to
faults. The authors in [15], have reported the incorporation of
DVR in micro-grid application to improve the power transmis-
sion capability to the upstream power grid.
Different control algorithms have been proposed since the
introduction of DVR in the area of power quality (PQ) [16–20].
Jayaprakash et al. [16] have implemented control of battery-
based DVR. This control has reduced the rating of voltage
source converter. Moreover, it needs the conversion of voltage
from abc to d-q axis. The authors in [17] have implemented
the control algorithm based on third order sinusoidal signal
integral based phase locked loop for DVR to compensate
the distortions and supply voltage imbalance. Leon et al. in
[18] have developed a positive and negative sequence-based
control algorithm for DVR under the unbalance condition. The
authors in [19] have implemented the instantaneous symmetric
component theory-based control algorithm, which uses a
Fourier transform to estimate the fundamental component for
DVR in compensating unbalances and distortions. A control
algorithm has been designed such that the sag or swell in the
supply voltage can be compensated using the power measured
in the same phase or other two phases [20]. Torres et al. in
[21] have presented a control algorithm based on stationary
reference frame based on two-degree freedom for mitigating
balanced as well as unbalanced sag using DVR. The authors in
[22] have used a phase-angle control scheme for mitigating the
voltage sag, swell, and reactive power compensation utilizing
synchronous reference frame-PLL (SRF-PLL) to synchronize
the system. Kwong and Johnston [23] have proposed variable
learning-based control algorithm where variation of step size
depends upon the variation in mean square error. This phe-
nomenon allows tracking of system and with smallest steady
state error. In the literature, [24] has reported a variant of vari-
able learning method based on gradient weighted average. Low
mis-adjustment error and fast convergence is the main feature
of this algorithm. It is useful for system identification in case of
low signal to noise ratio. Ahmad et al. [25] proposed a variable
power with Fractional Least Mean Square (FLMS) to achieve
lower steady state error with higher convergence rate. The con-
cept of variable power fraction has been dynamically adapted
from the variable step size, which has been implemented in
the channel estimation and system identification. It is working
in adaptive framework. Due to the discussed characteristics of
this algorithm, it is also effective in the area of power quality,
specially to control custom power devices. Another integrated
part of system control algorithm is PI controller to maintain
system parameters at their reference levels. General practice for
PI controller tuning is trial–error (manually) method at initial
stage, then by conventional methods which are all time taking
and relatively complex in computation [26]. Optimization is
one of the useful areas for the analysis of the problem, tuning
of gains, another constant factor etc. [27]. It needs the modeling
of the search problem based on conventional or meta-heuristics
concepts. Sine Cosine Optimization (SCO) algorithm, a
population-based optimization technique, uses sine and cosine
function in developing the technique [28]. The SCO algorithm
is split into two phases for exploration and exploitation to sim-
plify the optimization process and produce the fastest solution.
The combination of the Variable Fractional Power-LMS
(VFP-LMS) control along with SCO optimized PI gains estima-
tion has been proposed for DVR to mitigate different voltage-
based power quality disturbances. The lower steady state error
with higher convergence rate is the main feature of this algo-
rithm. It is more robust with respect to disturbance due to vari-
able step size and it adapts the fractional power dynamically.
Added advantages of VFP-LMS and SCO algorithm together
have been utilized in this manuscript. Since the estimation of
fundamental components from the non-ideal input signals can
be done by VFP-LMS based control algorithm, this control is
implemented for reference voltage generation in DVR control.
In addition, the SCO algorithm has been implemented for DC
bus PI controller and AC PI controller to maintain them at ref-
erence levels. With the gains estimated using SCO algorithm,
the VFP-LMS control algorithm has produced the gate pulses
by generating the reference load voltage of DVR. The results
showing the performance of SCO algorithm and control algo-
rithm have been presented in this paper. At the same time, the
compensation capability of DVR has been evaluated by present-
ing the simulation and experimental results of the above-said
issues in the supply voltage.
2 SYSTEM CONFIGURATION
Three single-phase configurations of DVR that are VSC based
has been built as shown in Figure 1. The network topology
includes the three-phase non-ideal AC grid. It saves the supply
system from different types of voltage-based disturbances. The
critical or sensitive load is secured from the supply side distur-
bances. The DVR configuration also consists of energy storage
system i.e. capacitor (CDC), three single-phase VSC, interfacing
inductor (Li), filtering unit (Rf, Cf), and injection transformers
(T/Finj) as shown in the Figure 1. The capacitor (CDC) is
so designed that, it should be capable of supporting voltage
dynamics. The 6-leg VSC is chosen over conventional VSC due
to its requirement of low value of capacitor for the same appli-
cation. VSC works bi-directionally and whenever the system is
stable, the VSC is ideal in operation and when the dynamics





























FIGURE 1 Three single-phase VSCs based DVR configuration
occurs in the supply due to various reasons, VSC converts the
required amount of DC voltage to AC and works dynamically.
The converted AC voltage then is passed through interfacing
inductor (Li) and filter unit (Rf, Cf) for ensuring the filtering of
the switching harmonics produced from the VSC. The filtered
voltage then is injected into three phase lines through three
single injection transformers (T/Finj) as shown in Figure 1. The
three-phase supply voltage (vs) has been measured at the point
of common coupling (PCC) where the different types of voltage
disturbances can be experienced. The source impedance (Rs,
Ls) has been considered for the effect of the line impedance.
Three-phase load voltages (vL) and load currents (iL) have been
measured at the load bus as shown in Figure 1. The three-phase
reference load voltage is generated through the proposed
control algorithm. Further, these three-phase reference load
voltages are used for the generation of gate pulses. A detail of
the control algorithm is explained in the next section of this
paper.
3 CONTROL ALGORITHM
The Variable Fractional Power-Least Mean Square (VFP-LMS)
has been developed for controlling the DVR system, which has
been discussed in Section 2. Figure 2 gives the information of
the complete control algorithm in which VFP-LMS has been
used for the extraction of fundamental components of input
disturbed voltage. The average of three-phase fundamental
components have been fed back to their computation block.
Figure 2 also consists of three-phase reference load voltage
(v*L) generation with which the actual load voltages have
been compared and the gate pulses have been generated. A
block diagram that generates the unit templates, which are
useful in the reference, load voltage generation. The clear
explanation of the control algorithm has been presented as
follows.
3.1 Mathematical description of VFP-LMS
The mathematical description of fundamental active compo-
nent estimation, which is useful in generating load reference
voltage, has been considered for phase ‘a’ and analogously for
phase ‘b’ and phase ‘c’. The update equation for Fractional-LMS
for phase ‘a’ is as shown in Equation (1) [24, 25].









where ‘λ’, ‘λf’ are the step sizes, ‘u’ is the fractional power deriva-
tive, and Za(n) is the weight update. Ja(n) is the cost function
which is defined as Equation (2). The error component can be
estimated as shown in Equation (3).





















































By the fractional derivative method named after Rieman–
Lioville, Equation (4) has been simplified as Equation (6) and
similarly Equation (5) as Equation (7) [25]. After substitution
of Equations (6) and (7) in Equation (1), Equation (1) can be
rewritten as Equation (8) as given below.





For obtaining the variable fractional power, Equation (8)
can be modified into Equation (9) which gives the active
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FIGURE 2 VFP-LMS based control algorithm for DVR control
fundamental component of phase ‘a’.





Γ(2 − ua (n))
(9)
where the variable fractional power update Equation (10)
ensures the variation of fractional power in the weight update
Equation (9), where ‘a(n)’ is defined in Equation (11) where0 <
𝛼 < 1,𝛽 > 0 and γ, is a constant (0 < 𝛾 < 1).
ua (n + 1) = 𝛼 × ua (n) + 𝛽 × a
2(n) (10)
a(n + 1) = 𝛾 × a(n) + (1 − 𝛾) × ea (n) × ea (n − 1) (11)
So, the weight update equation for fundamental active com-
ponent estimation of phase ‘b’ and phase ‘c’ have been described
as in Equations (12)–(14) and Equations (15)–(17), respectively,
where tpa, tpb, and tpc are in-phase templates computed using
Equation (29).








ub(n + 1) = 𝛼 × ub(n) + 𝛽 × a
2(n) (13)
a(n + 1) = 𝛾 × a(n) + (1 − 𝛾) × eb(n) × eb(n − 1) (14)





Γ(2 − uc (n))
(15)
uc (n + 1) = 𝛼 × uc (n) + 𝛽 × a
2(n) (16)
a(n + 1) = 𝛾 × a(n) + (1 − 𝛾) × ec (n) × ec (n − 1) (17)
The average fundamental active component ‘Zp’ of three
phases has been computed using Equation (18).
Zp =
Zpa + Zpa + Zpa
3
(18)
Similarly, the fundamental reactive components of phases
‘a’, ‘b’, and ‘c’ have been computed using Equations (19)–(27),
respectively, where tqa, tqb, and tqc are quadrature templates com-
puted using Equation (29).





Γ(2 − ua (n))
(19)
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ua (n + 1) = 𝛼 × ua (n) + 𝛽 × a
2(n) (20)
a(n + 1) = 𝛾 × a(n) + (1 − 𝛾) × ea (n) × ea (n − 1) (21)








ub(n + 1) = 𝛼 × ub(n) + 𝛽 × a
2(n) (23)
a(n + 1) = 𝛾 × a(n) + (1 − 𝛾) × eb(n) × eb(n − 1) (24)





Γ(2 − uc (n))
(25)
uc (n + 1) = 𝛼 × uc (n) + 𝛽 × a
2(n) (26)
a(n + 1) = 𝛾 × a(n) + (1 − 𝛾) × ec (n) × ec (n − 1) (27)
The average fundamental reactive component ‘Zq’ of three
phases has been computed using Equation (28).
Zq =












tqa = 0.577 × (tpc − tpb ); tqb = 0.289 × (3tpc + tpb − tpc ); tqc












In-phase and quadrature unit templates have been computed
using three-phase load currents (iL) as shown in Equation (29)
where (iLA) is the magnitude of the three-phase currents calcu-
lated using Equation (30). The error (VDCe) is obtained between
actual DC-bus voltage (VDC) and that of reference (V
*
DC). The
output (VdPI) of DC-PI controller has been subtracted from the
average of three-phase active fundamental component (Zp) to
get (vpd), as shown in Equation (31).
vpd = Zp −VDPI (31)
The load terminal voltage (VLA) is calculated using Equation
(32) and compared with its reference value, and the error has
been processed through the PI controller. The output (VLPI)
of terminal voltage PI controller has been added to the average




0.667 × (v2La + v
2
Lb
+ v2Lc ) (32)
vql = Zq +VLPI (33)
Three-phase active component of reference voltage (v*p) has
been obtained by multiplying (vpd) with the unit in-phase tem-
plates (tp), as given in Equation (34). Similarly, three-phase reac-
tive component of reference voltage (v*q) has been obtained by
multiplying (vql) with the unit quadrature templates (tqa, tqb, tqc),
as given in Equation (35).
v∗pa = vpd × tpa; v
∗
pb
= vpd × tpb; v
∗
pc = vpd × tpc (34)
v∗qa = vql × tqa; v
∗
qb
= vql × tqb; v
∗
qc = vql × tqc (35)
The three-phase load reference voltage (v*Labc) has been gen-
erated by adding the active (v*pabc) and reactive (v
*
qabc) compo-


















These generated three load reference voltages (v*Labc) are
compared with the actual three-phase load voltages (vLabc). After
comparing, the estimated three-phase errors have been pro-
cessed through high frequency carrier based triangular wave-
form and the gate pulses have been generated for the power
semiconductor switches used in three single-phase VSCs [6].
3.2 Description of SCO approach for PI
controller tuning
As a contribution of this paper, PI controllers have been tuned
using an optimization technique, which tunes the PI controller’s
gains automatically without any manual effort. A population-
based optimization technique named after SCO algorithm has
been implemented for the PI gains approximation. The com-
mon practice in population-based optimization techniques is to
divide the optimization process into two phases called explo-
ration and exploitation. Exploration decides the wide range
search space region by combining the random solutions whereas
exploitation guarantees the reduction in randomness in solu-
tion compared to that of exploration. Equations (37) and (38)
have been proposed for exploration and exploitation, respec-























’ is the current position of the solution and
‘X n
d
’ is the position of the destination solution. The other
parameters which decide the optimization process are listed
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as: r1 = (1 −
n
N
) × 2; r2 = 2 × pi × rand (); r3 = 2 × rand ()
where ‘n’ is the present iteration number, ‘d’ is the dimension
of the search variable, and ‘N’ is the maximum number of itera-
tions considered for the optimization process. Equations (37)
and (38) have been grouped together for equal sharing of
exploration and exploitation using random number ‘r4 = rand ()’













)… if… r4 < 0.5
xn
d





)… if… r4 ≥ 0.5
(39)
During the continuous process of optimizing solutions by
SCO algorithm, it has been considered that this algorithm is
used for the tuning of PI controller gains by adapting an objec-
tive function (fo), as shown in Equation (40).
fo = ∫ (t × e2)dt (40)
where, ‘e’ is an error between the reference level and the actual
quantity that is maintained at reference level, ‘t’ is the time.
Equation (40) describes that, the Error measure has to be
squared, then multiplied with time, and then integrated, which
has been referred to as integral time square error (ITSE) in
short, which is one of the performance indexes. The actual esti-
mation of PI gains using SCO optimization algorithm is pre-
sented in the next section.
3.3 Estimation of PI controller gains using
SCO
As discussed in the previous sub-section, detailed explana-
tion of the process of SCO algorithm for PI controller gains
estimation in VPF-LMS control algorithm for DVR has been
presented here. After a number of trials of implementation, the
required parameters for SCO algorithm have been chosen as
follows. The maximum number of iterations (N) is 20, 10 num-
ber of search agents, and dimension of search agents (d) is set
to be 4 as the number parameters to be estimated are four (i.e.
Gains of DC and AC-PI controllers). Figure 3(a)–(c) illustrates
the performance obtained during the optimization process for
estimation of PI controllers’ gains. It includes the convergence
curve and the gains of variation curves with respect to iterations.
The convergence curve of SCO algorithm while gains of PI
controllers’ estimation has been given in Figure 3(a) from which
it can be seen that the SCO algorithm has been converged to
a minimum value of 101.5875 by the iteration number 8. This
shows that at least eight iterations are required to get final values
of all four gains by SCO algorithm as shown in Figure 3(b) and
(c). Figure 3(b) illustrates the variation of kp and ki of DC-PI
controller with respect to iterations, in which kp has been
settled to a value of 14.635 by fourth iteration and ki to the
value 0.3199 by eighth iteration. Similarly, Figure 3(c) illustrates
the variation of kp and ki of AC-PI controller with respect to
iterations, in which proportional gain (kp) has been settled to
a value of 31.684 by fourth iteration and integral gain (ki) to
the value 0.004 by eighth iteration. Therefore, the minimum
number of iterations that SCO algorithm has taken to estimate
the gains of both DC as well as AC-PI controllers is eight.
4 SIMULATION STUDY
The simulation platform, MATLAB has been utilized for sim-
ulating the three single-phase VSC based DVR. The simulation
configuration ode-3 has been chosen with the sample time of
20 μs. The gate pulses generated with 5 kHz frequency using
VPF-LMS control are processed to the VSC, to work as DVR
for the compensation of different disturbances in the supply.
The three-phase system is considered as having the voltage
related issues in the supply side. Voltage sag, swell, voltage dis-
tortions, and imbalances in the voltages have been included in
the supply side with a duration of three cycles each. The perfor-
mance of the VPF-LMS control as well as of the DVR have been
studied and presented in this section as follows. The param-
eters considered for simulation work have been presented in
Appendix Table A1.
4.1 Load reference voltage generation using
VPF-LMS based control algorithm
As discussed in the previous section, the load reference voltage
generation plays a vital role in the working of DVR; the sig-
nals extracted in process of reference voltage generation have
been presented here. Figure 4(a) gives the information of all
the internal signals of VPF-PLL based control algorithm, which
shows the disturbed three-phase supply voltage (vs) until the
three-phase load reference voltage (v*Labc) generation. Subplot
(1) of Figure 4(a) shows the three supply voltages with four
different types of voltage related disturbances e.g. voltage sag,
swell, voltage distortions, and voltage imbalances having a dura-
tion of three cycles each. Subplots (2 and 3) in this figure, are the
in-phase (tp) and quadrature (tq) templates generated from three-
phase load currents (iL) using Equation (29).The average funda-
mental active (Zp) and reactive (Zq) components of input supply
voltage have been presented in subplots (4 and 5) of Figure 4(a).
Subplots (6 and 7) of Figure 4(a) show (VDPI) and (VLPI), the
outputs of DC-PI controller and terminal voltage PI controller,
respectively. Subplots (8 and 9) of Figure 4(a) represent (vpd) and
(vql) which have been computed using Equations (31) and (33),
respectively. Fundamental active (v*p) and reactive (v
*
q) com-
ponents of load reference voltage have been shown in sub-
plots (10 and 11) of Figure 4. Finally, the load reference volt-
age (v*L) computed using Equation (36) and the actual sensed
load voltage (vL) have been presented in subplots (12 and 13) of
Figure 4(a) for comparison. The generated error between ref-
erence and actual load voltage is passed through a high-speed
PWM pulse generator as shown in Figure 2 to get gate pulses
for three single-phase VSCs.
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FIGURE 3 (a) Convergence curve of SCO algorithm while tuning PI controllers. (b) Variation in value of PI gains (kp, ki) for DC bus. (c)Variation in value of
PI gains (kp, ki) for AC bus with respect to number of iterations
4.2 Voltage disturbance compensation
capability of DVR using VFP-LMS based
algorithm
Figure 4(b) shows the overall performance analysis of DVR in
presence of the mentioned issues in supply voltage. The gate
pulses generated using VFP-LMS based control algorithm have
been produced and given to the VSC, and the DVR perfor-
mance has been evaluated during different type’s disturbances
and is presented in Figure 4(a). The subplot (1) of Figure 4(b)
depicts the supply voltage (vs) having voltage sag, swell, distor-
tions, and unbalances in it. Subplots (2–4) of Figure 4(b) show
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FIGURE 4 (a) Load reference voltage generation using VFP-LMS based
control algorithm. (b) Overall performance of DVR with VFP-LMS based con-
trol algorithm
three-phase compensated voltages (vca), (vcb), and (vcc), respec-
tively. From the compensated voltages, it can be understood that
during normal time, DVR is not supplying any voltage to the line
and it is idle. After compensating these disturbances in voltage,
the potential difference at load (vL) can be seen remaining con-
stant, as shown in subplot (5) of Figure 4(b). As the load con-
sidered for protection is linear type, the three-phase load cur-
rents (iL) can be seen without any effect of disturbances on it,
as shown in subplot (6) of Figure 4(b). Subplots (7 and 8) of Fig-
ure 4(b) represent the load terminal voltage (VLA) and DC-bus
voltage (VDC). From load terminal voltage (VLA) and DC-bus
voltage (VDC), it can be clearly seen that, both were maintained
at their reference level with small variations during the supply




1. ADALINE with learning rate
(μ) = 0.45
0.03 s (1.5 cycle)
2. ADALINE with learning rate
(μ) = 0.6
> 0.04 s (> 2 cycles)
3. VFP-LMS based control algorithm (< 1/2th of cycle)
dynamics. From Figure 4(b), it has been concluded that, DVR
with VFP-LMS based control algorithm is able to compensate
the above-discussed voltage disturbances in the supply voltage
and maintain the load voltage at desired constant level.
4.3 Comparative analysis
The response time of DVR has been identified during the sup-
ply voltage unbalances, which can be seen in Figure 5. This
figure represents the response of DVR during unbalance volt-
age compensation using proposed and adaptive neural network
(ADALINE) based control algorithm, respectively. In this fig-
ure, both supply voltage “vsabc” and load voltage “vLabc” have
been shown for clearly observing the response time of DVR
for the disturbance. Figure 5(a) shows the response of the DVR
during the voltage unbalance in the supply voltage when ADA-
LINE based control algorithm learning rate (μ) equal to 0.45 is
used. In this case, DVR took 0.03 s to compensate the supply
voltage unbalances.
Figure 5(b) represents the response of the DVR during the
voltage unbalance in the supply voltage when ADALINE based
control algorithm with learning rate (μ) equal to 0.6 is used. In
this case, DVR took more than 0.04 s to compensate the sup-
ply voltage unbalances. Similarly, Figure 5(c) shows the response
of the DVR during the voltage unbalance in the supply voltage
when the proposed control algorithm (VFP-LMS based control
algorithm) is used. It is observed that, DVR took less than half
cycle time for mitigation of unbalance in supply voltage.
Table 1 shows the time response of DVR using ADALINE
control algorithm with different learning rates and the proposed
control algorithm for effective compensation of unbalances in
the supply system. From this table, it is concluded that DVR
using the proposed (VFP-LMS) control algorithm is able to
compensate unbalances in the supply voltage within less than
half cycle as compared to ADALINE based control algorithm.
4.4 Harmonics study of DVR during
distortions in supply voltage
The harmonics analysis has been done for supply voltage (vsa),
load voltage (vLa), and load current (iLa) of phase ‘a’ during
the same time when the distortions have been introduced in
the supply voltage. The harmonic analysis has been done
during steady state by measuring the Total Harmonic
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FIGURE 5 Response of DVR in case of unbalanced voltage compensa-
tion with (a) basic LMS based control algorithm with constant learning rate
(μ) = 0.45, (b) basic LMS based control algorithm with constant learning rate
(μ) = 0.6, and (c) VFP-LMS (μ is variable, as well as power fractional) based
control algorithm
FIGURE 6 Harmonics study of DVR during distortions in supply voltage
(a) supply voltage (vs ) of phase ‘a’ and its THD, (b) load voltage (vL) of phase ‘a’
and its THD, and (c) load current (iL ) of phase ‘a’ and its THD
Distortions (THD) of the waveforms during the distortion.
Figure 6(a)–(c) represents the waveforms of supply voltage (vsa),
load voltage (vLa), and the current flow at phase ‘a’ load side
(iLa), respectively, during distortions and their THD spectrum.
Figure 6(a) shows that the supply voltage (vsa) is having 341 V
with 7.18% THD during the distortions in it. After distortions
were compensated, the load voltage (vLa) can be found to be
358.9 V with 3.74 % THD as shown in Figure 6(b). Figure 6(c)
represents the load current (iLa) having value of 22.12 A with
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FIGURE 7 Dynamic voltage restorer hardware setup
0.98 % THD as it is linear load. From this figure, it has been
concluded that the distortions in load voltage after compensa-
tion with VFP-LMS control has come under 5% as per standard
limits of IEEE-519-2014.
5 EXPERIMENTAL STUDY
The proposed control algorithm has also been tested on a
scaled down prototype of DVR with d-SPACE made Micro Lab
Box processor at the sampling time of 30 μs. The sampling time
used for simulation work and experimental work is different
due to the limitation of used processors. In experimental work,
Micro Lab Box processor NXP (Free scale), QorlQP5020, dual
core, 2 GHz is used. Moreover, Intel core i5-3470, 3.2 GHz is
used for simulation work in side DELL personal computer. A
photograph of the experimental setup is shown in Figure 7. It
includes non-ideal AC mains, Micro Lab Box processor, load
section, sensing circuits, injection transformer, and voltage
source converters. Voltage and current sensors have been made
using LEM made LV-25P and LA-55P, respectively.
DVR’s dynamic execution in all the cases such as voltage
sag, swell, distortions, unbalances in supply voltage has been
recorded using a four channel DSO-X-2004A. The perfor-
mance of DVR in steady state is conducted for unbalance in
voltage and distortions in the supply using a Fluke-43B made
Power Quality analyzer. This single-phase power quality ana-
lyzer is able to capture waveform distortion and transient down
to 40 ns and able to catch and save 40 transients up to 20 screens
at a time. It is required for fast capturing of power quality distur-
bances. This instrument includes power quality analyzer, oscil-
loscope, multi-meter, and recorder within one set. The system
parameters used in implementation of DVR as shown in Fig-
ure 7 are listed in the Appendix Table A2.
5.1 Voltage sag and swell compensation
with DVR having control algorithm based on
VPSLMS
DVR’s dynamic execution during voltage sag and swell has been
reported in Figure 8. Figure 8(a) shows the sag voltage at supply
side supply (vsab), compensated potential difference (vca), com-
pensated potential difference at load (vLab), and the phase ‘a’
current at the load. Similarly, Figure 8(c) shows the swell voltage
at supply side (vsab), compensated potential difference at load
(vLab), and current flow at the load (iLa). Figure 8(b) and (d)
shows DC-link voltage which remained at 30 V even during the
sag and swell in supply voltage, respectively, to support the load
voltage.
5.2 Compensation of distortions and
unbalances using DVR with VFP-LMS
based control algorithm
The compensation of distortions and unbalances in supply volt-
age using DVR can be observed in Figure 9. A level of distortion
in the supply system has been injected by connecting a diode
rectifier with RC-load at the Point of Common Coupling (PCC)
as shown in Figure 7. As a result, distortions are created in the
supply voltage up to 7.5 % THD. Figure 9(a) shows the supply
voltage (vsabc) which contains the sudden addition of distortions
in it and the load current of phase ‘a’. So, after compensation of
these distortions, the load voltage can be seen free from distor-
tions in it, as seen in Figure 9(b). The compensation of unbal-
ances in supply voltage using DVR can be seen in Figure 9(c)
and (d). Unbalances in the supply voltage have been created
by connecting resistive load between two lines at the Point of
Common Coupling (PCC). Figure 9(c) shows the supply volt-
age (vsabc) which contains the sudden change with unbalances in
it and the load current. So, after compensation of these unbal-
ances, the load voltage can be seen free from distortions in it, as
seen in Figure 9(d). After observing Figures 8 and 9, it is under-
stood that said disturbances in the supply voltage have been
compensated using DVR with the proposed control algorithm.
5.3 Steady state performance of DVR during
distortions in supply voltage
Figure 10 represents the performance of DVR in steady state
when the supply voltage is distorted. The supply voltage ‘vsab’
has voltage magnitude 54.7 V, as shown in Figure 10(a), and
their THD is at 7.4 %, as seen in Figure 10(b). However, the
load voltage ‘vLab’ has voltage magnitude 59.9 V, as shown in
Figure 10(c), and its THD at 4.7 %, as seen in Figure 10(d). It
is to be noted that steady state results are shown for phase ‘a’
only, as other two phases are analogous and found satisfactory.
The steady state results shown in these figures ensure that DVR
with the proposed control algorithm produced the results with
THD under the standard limits. The summarized experimental
performance of three single DVR with VFP-LMS based control
is given in Table 2 under dynamic and steady state conditions.
6 CONCLUSION
This paper illiustrates the implementation of VFP-LMS control
with SCO optimized PI gains for DVR control. The DVR com-
pensation capability has been evaluated during the voltage sag,
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FIGURE 8 Compensation of voltage sag: (a) Supply voltage (vsab), compensating voltage (vca), load voltage (vLab), load current (iLa) and (b) supply voltage (vsab),
DC-link voltage (Vdc), load voltage (vLab), load current (iLa). Voltage swell compensation: (c) Supply voltage (vsab), compensating voltage (vca),l voltage (vLab), load
current (iLa) and (d) supply voltage (vsab), DC-link voltage (Vdc), load voltage (vLab), load current (iLa)
TABLE 2 Test results of DVR with VFP-LMS based control algorithm
Parameter
Dynamic performance Steady state performance (including % THD)
Sag Swell Distortions Unbalance Distortions Unbalance
Supply voltage (vsab) 54.23 V 66.15 V 55.1 V 54.6 V 55.1 V, 7.4 % 54.6 V, 1.8 %
Supply voltage (vsab) 54.10 V 66.54 V 55.4 V 59.6 V 55.4 V, 7.4 % 59.6 V, 1.8 %
Supply voltage (vsab) 53.98 V 66.32 54.35 V 54.3 V 54.35 V, 7.5 % 54.3 V, 1.8 %
Load voltage (vLab) 59.8 V 59.9 V 59.6 V 60.3 V 59.6 V, 4.7 % 60.3 V, 4.8 %
Load voltage (vLab) 60.1 V 60.1 V 60.7 V 60.4 V 60.7 V, 4.6 % 60.4 V, 4.8 %
Load voltage (vLab) 60.4 V 60.2 V 60.3 V 59.8 V 60.3 V, 4.8 % 59.8 V, 4.8 %
Load current (iLa) 1.26 A 1.27 A 1.25 A 1.29 A 1.25 A, 2.7 % 1.29 A, 1.9 %
DC-link (Vdc) 30 V 30 V 30 V 30 V 30 V 30 V
swell, distortions, and imbalances in the supply voltage with the
three single-phase VSC based DVR configuration for compen-
sation of mentioned voltage related disturbances. The proposed
VFP-LMS control has successfully extracted the fundamental
frequency components of non-ideal supplied voltage. Further,
extracted fundamental components of AC main are used for
generating the load reference voltage. As discussed, implemen-
tation of SCO algorithm for PI controllers’ gains tuning reduced
the computational burden of overall control. The estimated PI
controller gains of DC-PI and AC-PI are found to be 14.635,
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FIGURE 9 Voltage distortions compensation: (a) Supply voltage (vsabc)
along with load current of phase ‘a’ (iLa) and (b) load voltage (vLabc) after com-
pensation of distortions along with load current (iLa). Voltage imbalance com-
pensation: (c) Supply voltage (vsabc) along with load current (iLa) and (d) load
voltage (vLabc) after in balance compensation along with load current (iLa)
FIGURE 10 Steady state performance during distortions (a) supply volt-
age (vsa) of phase ‘a’ (b) THD of (vsa) (c) load voltage (vLa) of phase ‘a’, and (d)
THD of (vLa)
0.3199 and 31.684, 0.004, respectively, at eighth iterations. The
dynamic and steady state performance of DVR is evaluated and
it is discussed in this paper. The discussed performance has been
organized in such a way that the understanding has become
simple in the capability of the proposed control algorithm for
DVR. The effective time response of DVR has been studied
during unbalanced supply, from which it is found that DVR
is having the capacity to compensate the unbalances effectively
within half of the cycle, as shown in Figure 5. It has been also
observed that DVR using VFP-LMS control with optimization-
based PI tuning has produced the expected performance in all
the cases of voltage disturbances in both simulation and experi-
mental analysis.
List of Symbols
d Dimension of variables to be tuned
Ja() Cost function
N Number of iterations
Symbol Meaning
t Unit templates
u Fractional power derivative
Z Weight update
α, β, γ Constant parameters
λ, λf Step sizes
Г Gamma function
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TABLE A1 System data used for simulation work
Sr. No Parameter Value
1. AC grid (non-ideal) 440 V, 50 Hz
2. Linear inductive Load 10 kVA, 0.8 p.f.
3. Voltage at DC bus 300 V
4. Injection transformer ratings 3 kVA, 2:1
5. Filter (RF, CF) 2 Ω, 30 μF
6. Interfacing inductor (Li) 1.2 mH
7. Value of capacitance at DC bus in μF 1200 μF
8. Switching frequency of three leg
voltage source converter
5 kHz
9. VFP-LMS control algorithm
parameters
λ = 0.005, λf = 10e-6,
α = 0.9, β = 0.99,
and γ = 0.5
TABLE A2 System data used for experimental work
Sr. No Parameter Value
1. AC grid (non-ideal) 60 V, 50 Hz
2. Load current 1.25 A
3. Voltage at DC bus 30 V
4. Injection transformer ratings 4 kVA, 35:35
5. Filter (RF, CF) 12 Ω, 100 μF
6. Interfacing inductor (Li) 1 mH
7. Value of capacitance at DC bus in μF 4700 μF
8. Sampling time 30 μs
